




Project code: 91.4U101.001
PCB P/N : 48.4U101.0SA
REVISION : 06245-SA

PCB Layer Stackup

L1: Signal 1
L2: VCC
L3: Inner Signal 2
L4: Inner Signal 3
L5: GND
L6: Signal 4

CPU V_CORE

INPUT	OUTPUT
<i>DCBATOUT</i>	<i>VCC_CORE_S0</i>

SYSTEM DC/DC

INPUT	OUTPUT
<i>DCBATOUT</i>	<i>1D2V_S0</i> <i>1D8V_S3</i>

SYSTEM DC/DC

INPUT	OUTPUT
DCBATOUT	5V_S5 3D3V_S5

SYSTEM LDO

INPUT	OUTPUT
1D8V_S3	0D9V_S3

SYSTEM LDO

INPUT	OUTPUT
3D3V_S5	1D2V_S5
3D3V_S0	2D5V_S0
3D3V_S0	1D5V_S0

SYSTEM LDO

INPUT	OUTPUT
DCBATOUT	5V_AUX_S5 3D3V_AUX_S5

Battery Charger

INPUTS	OUTPUTS
$AD+$ $BAT+$	$DCBATOUT$

SA: 07/31/06 Start

SB change

power team

1.change L7, L9 to 68.1R510.10D

2.changge U12 to 84.04706.037

3.change R66 to 10K ohm

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CHANGE HISTORY

Size
A3


Document Number

Orta




Rev
SA


Date: Tuesday, December 12, 2006

Sheet 2 of 46




62.10055.111





LAYOUT: Place on backside of processor.



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

<http://hobi-elektronika.net>

Put decap near power(0.9V) and pull-up resistor




<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


DDR DAMPING & TERMINATION

Size A3	Document Number Orta	Rev SA
Date: Tuesday, December 12, 2006		Sheet 8 of 46




CLAW HAMMER TO NB

NB TO CLAW HAMMER



<Core Design>


緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
NB-RS690M HT			
Size	Document Number	Rev	
A3	Orta	SA	
Date:	Tuesday, December 12, 2006	Sheet	10 of 46






A-LINK
CLOSE TO NB
Change 0920

<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
NB-RS690M MEM/PCIE LINK I/F			
Size	Document Number	Orta	Rev
A3			SA
Date:	Tuesday, December 12, 2006	Sheet 11 of 46	



[illegible]

Slide SWITCH

Slide SWITCH

31 BT_BTIN#
31 WIRELESS_BTIN#

3D3V_50

SRN10K 6P

Bluetooth ON/OFF

Wireless ON/OFF

BT_BTIN#


WL_BTIN#


SW_SS3_CMSC-VT-GP

62.40066.001





Edge Trigger


2nd source: 62.40068.001





Place these components close to U13 and use ground guard for 32K_X1 and 32K_X2.






Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Date: Tuesday, December 12, 2006 Sheet 17 of 46





PCI_CLK4
PCI_CLK6
PCI_CLK0
PCI_CLK1

19 AC_SDATAOUT
16,31 PCLK_KBC
16 CLK33 LPCROM
16 PCLK_PCM




REQUIRED SYSTEM STRAPS

		SB600				
		AC_SDOUT	PCI_CLK4	PCI_CLK6	PCI_CLK0	PCI_CLK1
PULL HIGH	USE DEBUG STRAPS	USE INT. PLL48	CPU IF=K8 DEFAULT	ROM TYPE: H, H = PCI ROM H, L = SPI ROM L, H = LPC ROM L, L = FWH ROM		
PULL LOW	IGNORE DEBUG STRAPS DEFAULT	USE EXT. 48MHZ DEFAULT	CPU IF=P4	DEFAULT		

SB600 HAS 15K INTERNAL PU FOR PCI_AD[23..28]

16,25 PCI_AD28
16,25 PCI_AD27
16,25 PCI_AD26
16,25 PCI_AD25
16,25 PCI_AD24
16,25 PCI_AD23




DEBUG STRAPS







		PCI_AD31	PCI_AD30	PCI_AD29	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
STRAP HIGH		RESERVED	RESERVED	RESERVED	USE LONG RESET DEFAULT	USE PCI PLL DEFAULT	USE ACPI BCLK DEFAULT	USE IDE PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	BOOT FAIL TIMER DISABLE DEFAULT
STRAP LOW					USE SHORT RESET	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	BOOT FAIL TIMER ENABLE

<Core Design>


緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
SB600 STRAPPING PIN			
Size A3	Document Number Orta		Rev SA
Date: Tuesday, December 12, 2006	Sheet 20	of 46	

SATA HD Connector <http://hobi-elektronika.net> ODD Connector








BLUETOOTH MODULE




MDC 1.5 CONN








GIGA Lan Transformer



For EMI request





- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width,12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat,except RJ-45 moat.

RJ11 signal must leave the other signal or power plane 100mil.


DOC_TIP,DOC_RING,TIP,RING:
 W/S : 10/100 @ Surface layers
 10/20 @ Inner layers

10/100 LAN Transformer	RJ45 PIN
TD+ --> TX+	RJ45-1
TD- --> TX-	RJ45-2
RD+ --> RX+	RJ45-3
RD- --> RX-	RJ45-6



<Variant Name>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.



PME#, CLKRUN#, IRQSER# AND INTA#
MUST BE PULLED-UP ON THE MLB.




PCMCIA Socket

<http://hobi-elektronika.net>

Cardbus I/F



CBB_D[15..0] 25
CBB_A[25..0] 25

CBB_D3 CBB_CD1#
CBB_D4 CBB_CD1#
CBB_D11 CBB_CD1#
CBB_D5 CBB_CD1#
CBB_D6 CBB_CD1#
CBB_D13 CBB_CD1#
CBB_D7 CBB_CD1#
CBB_D14 CBB_CD1#
CBB_D15 CBB_CD1#
CBB_A10 CBB_CE1#
CBB_A11 CBB_CE2#
CBB_A9 CBB_OE#
CBB_A8 CBB_VS1#
CBB_A7 CBB_IORD#
CBB_A6 CBB_IOWR#
CBB_A5 CBB_IOWR#
CBB_A4 CBB_IOWR#
CBB_A3 CBB_IOWR#
CBB_A2 CBB_IOWR#
CBB_A1 CBB_IOWR#
CBB_A0 CBB_IOWR#
CBB_D0 CBB_VS2#
CBB_D1 CBB_VS2#
CBB_D2 CBB_VS2#
CBB_D3 CBB_VS2#
CBB_D4 CBB_VS2#
CBB_D5 CBB_VS2#
CBB_D6 CBB_VS2#
CBB_D7 CBB_VS2#
CBB_D8 CBB_VS2#
CBB_D9 CBB_VS2#
CBB_D10 CBB_VS2#
CBB_D11 CBB_VS2#
CBB_D12 CBB_VS2#
CBB_D13 CBB_VS2#
CBB_D14 CBB_VS2#
CBB_D15 CBB_VS2#
CBB_A16 CBB_RESET
CBB_A15 CBB_WAIT#
CBB_A14 CBB_INPACK#
CBB_A13 CBB_REG#
CBB_A12 CBB_BVD1#
CBB_A11 CBB_BVD1#
CBB_A10 CBB_BVD1#
CBB_A9 CBB_BVD1#
CBB_A8 CBB_BVD1#
CBB_A7 CBB_BVD1#
CBB_A6 CBB_BVD1#
CBB_A5 CBB_BVD1#
CBB_A4 CBB_BVD1#
CBB_A3 CBB_BVD1#
CBB_A2 CBB_BVD1#
CBB_A1 CBB_BVD1#
CBB_A0 CBB_BVD1#
CBB_D0 CBB_WP
CBB_D1 CBB_CD2#
CBB_D2 CBB_CD2#
CBB_D3 CBB_CD2#
CBB_D4 CBB_CD2#
CBB_D5 CBB_CD2#
CBB_D6 CBB_CD2#
CBB_D7 CBB_CD2#
CBB_D8 CBB_CD2#
CBB_D9 CBB_CD2#
CBB_D10 CBB_CD2#
CBB_D11 CBB_CD2#
CBB_D12 CBB_CD2#
CBB_D13 CBB_CD2#
CBB_D14 CBB_CD2#
CBB_D15 CBB_CD2#
CBB_A16 CBB_RESET
CBB_A15 CBB_WAIT#
CBB_A14 CBB_INPACK#
CBB_A13 CBB_REG#
CBB_A12 CBB_BVD1#
CBB_A11 CBB_BVD1#
CBB_A10 CBB_BVD1#
CBB_A9 CBB_BVD1#
CBB_A8 CBB_BVD1#
CBB_A7 CBB_BVD1#
CBB_A6 CBB_BVD1#
CBB_A5 CBB_BVD1#
CBB_A4 CBB_BVD1#
CBB_A3 CBB_BVD1#
CBB_A2 CBB_BVD1#
CBB_A1 CBB_BVD1#
CBB_A0 CBB_BVD1#
CBB_D0 CBB_WP
CBB_D1 CBB_CD2#
CBB_D2 CBB_CD2#
CBB_D3 CBB_CD2#
CBB_D4 CBB_CD2#
CBB_D5 CBB_CD2#
CBB_D6 CBB_CD2#
CBB_D7 CBB_CD2#
CBB_D8 CBB_CD2#
CBB_D9 CBB_CD2#
CBB_D10 CBB_CD2#
CBB_D11 CBB_CD2#
CBB_D12 CBB_CD2#
CBB_D13 CBB_CD2#
CBB_D14 CBB_CD2#
CBB_D15 CBB_CD2#



2nd source: 21.H0140.001

CLOSE TO CHIP




2nd source: 20.F0853.040







XD
MS / MS PRO
SD / SD IO / MMC


<Variant Name> 緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	PCMCIA / 1394 / CARD READER
Size	Document Number
Date	Tuesday, December 12, 2006
Sheet	27 of 46
Rev	SA

NEWCARD Connector



Reserve the symbol
for bottom side
connector






2nd: 74.09198.A7F
(RT9198-4GPBG)

ALC268

Near INTMIC Con.





<Variant Name>


Wistron Corporation
21F, 80, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Size Document Number Orta Rev SA


Date: Tuesday, December 12, 2006 Sheet 29 of 46




LINE IN




Internal Microphone




LINE OUT



Internal Speaker




MIC IN



<Variant Name>







緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.




Layout Guide:
 (1) FIR_3D3V : 30 mils
 (2) C583, C581 close
 to U32

Pad1 Con.



Internal KeyBoard CONN

CHECK KB SPEC. AND PIN DEFINE




TOP VIEW


A15	(B1)
A14	(B2)
...	...
A2	(B14)
A1	(B15)

(BOTTOM VIEW)


GOLDEN FINGER FOR DEBUG BOARD



Boot Device must have ID[3:0] = 0000
Has internal pull-down resistors
All may be left floated
FPET7 Elec. P3-46




<Core Design>






<Core Design>


緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
POWERGOOD&ENABLES(1/2)			
Size A3	Document Number Orta	Rev SA	
Date: Tuesday, December 12, 2006	Sheet 34	of	46




CPU_CORE
ISL6264CRZ




Adapter




Charger_ISL6255




TI TPS51116
1.8V / 0.9V







ISL6268_1D2V



ISL6268_VGA_CORE



<Core Design>




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
CPU Vcore Power_2			
Size	Document Number		Rev
A3	Orta		SA
Date: Tuesday, December 12, 2006		Sheet 38 of 46	

Aux Power

3D3V_AUX_S5



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

3D3V AUX

Size
A3


Document Number

Orta

Rev
SA

Date: Tuesday, December 12, 2006

Sheet 39 of 46





CELLS	Operate Mode
VDD	4S
GND	3S
Float	2S



VADJ	Cell voltage
VREF	4.41V/cell
Float	4.20V/cell
GND	3.99V/cell

ISOURCE_MAX = (((ACLIM/VREF)*0.05+0.05)/Rsense)
Adaptor is 90W/19V : I_LIMIT = 4.02A (85%)











<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
2D5V/1D5V/0D9V			
Size A3	Document Number		Rev
	Orta		S
Date:	Tuesday, December 12, 2006	Sheet 44 of 46	




Power On Logic


<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.










Title			
PWR CTL LOGIC / PWR PLANE			
Size A3	Document Number Orta		Rev SA
Date: Tuesday, December 12, 2006		Sheet 45	of 46



DUMMY in SA



TOP(CARD READER BD)
34.42Y01.011



<Core Design>